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Abstract—An efficient high-speed bi-directional data transmis-
sion scheme for isolated AC-DC and DC-DC switched mode power
converters is presented. The bi-directional scheme supports fast,
efficient and reliable transmission of digitally encoded data across
the isolation barrier and enables primary side control, allowing ef-
fective start-up and a simple interface to system controllers. An-
other key feature is that the bi-directional communication is inde-
pendent of coupler gain and degradation and only the minimum
number of couplers is required. The digital interface can also be
used to transmit auxiliary signals between both sides. For test pur-
poses, the scheme has been implemented on FPGAs and verified
using a custom-built SMPC board.
Index Terms—DC-DC power conversion, digital communica-
tion.
I. INTRODUCTION
D IGITAL control of switched mode power converters(SMPCs) offers a variety of benefits over existing analog
solutions [1]–[4]. Firstly, the programmable nature allows for
the implementation of any form of control algorithm within
the limit of the installed digital logic. Secondly, additional
features like complex error handling, field configurability,
remote access and monitoring signals such as over-voltage and
over-temperature protection can be added. Furthermore digital
implementations are scalable and independent from the silicon
geometry as long the required clock frequency is supported.
These benefits are becoming increasingly more important in
modern power converters [5].
For isolated SMPCs, efficient, fast and reliable transmission
of data across the isolation barrier is essential particularly as
switching frequencies continue to increase to allow the use of
smaller and smaller filter components [5]–[7]. A current chal-
lenge for digital designs is to minimize the conversion overhead
with the inclusion of an analog-to-digital converter (ADC) and
a digital pulse width modulator (DPWM) in the feedback loop.
Analog control does not suffer from this overhead and there-
fore analog control solutions are still prominent in the market
place today [8]. However, analog designs are dependent on the
quality of coupler to transmit a signal across the isolation bar-
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Fig. 1. Control of the SMPC: (a) secondary-side control, (b) primary-side con-
trol.
rier and many suffer deterioration in performance due to coupler
aging [9], [10].
For digitally (and analog) controlled isolated SMPCs, there
are two possible generic control configurations referred to as
primary side and secondary side control that simply refer to the
side of the isolation barrier that the controller is placed. Fig. 1
illustrates this distinction between the two for a digitally con-
trolled SMPC. With reference to Fig. 1(a), secondary side con-
trol designs must pass the DPWM control signals from the sec-
ondary side to the primary side [11]. The main drawback with
this approach is that the controller is not directly powered up
during start-up operation and additional overhead circuitry on
the primary side is normally required [12]. For this reason, pri-
mary side control (Fig. 1(b)) may be preferred as it does not
suffer this drawback and the ADC quantized error voltage value
is unaffected by the coupler gain. However, this quantized error
voltage must be efficiently and reliably passed across the isola-
tion barrier to the controller. Therefore conversion latency and
transfer errors must be minimized to avoid a degradation in the
overall performance of the converter. Avoiding the influence
of the coupler gain is also very important because as it is well
known that the performance of traditional analog designs suffer
from the aging effect of opto-couplers [9]. This effect causes
the coupler gain to decrease over time and therefore the con-
troller must be designed for the worst case rather than the op-
timal case. This results in compromised performance and effi-
1549-8328/$31.00 © 2012 IEEE
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Fig. 2. Schematic of the proposed bi-directional communication scheme.
ciency. More modern designs incorporating digital controllers
with analog transmission across the barrier [13] still suffer from
coupler aging.
These drawbacks can be overcome by transmitting the error
signal in digital form over the isolation barrier. A basic digital
communication scheme for SMPC has been proposed by [14].
It uses two digital opto-couplers to implement a synchronous
data link between the secondary and primary side. The primary
side sends a clock signal over one opto-coupler to the secondary
side, where it is used to clock a serial shift register containing
the error signal and protocol bits over the second opto-coupler
to the primary side. In order to detect transmission errors the
4-bit digital error signal is sent twice together with 4-bit start
and end-markers. This scheme benefits from a relatively simple
implementation and high signal protection, but suffers from the
high protocol overhead (only 4 bit pay-load in 16 bit) and the
requirement for a dedicated coupler for the clock signal. Also
this scheme does not include any capability to transmit impor-
tant auxiliary signals, especially for example a primary-to-sec-
ondary failure signal like loss-of-power.
In [15] the digital duty cycle command is transmitted digitally
from the primary side to the secondary side by using frequency
shift keying (FSK) on a high frequency (20 MHz/10 MHz) car-
rier signal requiring an internal 200 MHz clock and using a low
voltage differential signal (LVDS) transmitter. A second trans-
mitter sends the output of a primary side subsidiary controller
to the secondary side. By sending the digital duty cycle com-
mand directly instead of a modulated DPWM signal, the high
data frequency demand of this implementation can be signifi-
cantly reduced. This improvement has been added to the modi-
fied implementation detailed in [16]. Both implementations do
not include auxiliary signals as part of the digital communica-
tion and therefore transmitting such signals would require addi-
tional couplers.
A bidirectional channel which utilizes the power transformer
of a full-bridge converter also as a data coupler is detailed in
[17]. The primary-to-secondary data transfer is realized bymod-
ifying the full-bridge switching phase, while the transfer in the
opposite direction is achieved by manipulating the amplitude of
the resonant signal. This implementation has the clear benefit of
avoiding a dedicated data-coupler but is limited to full-bridge
converters and requires the modification of the power control
circuit. A specific data packet format for the feedback and aux-
iliary signals is not included.
This paper details an enhanced bi-directional digital com-
munication scheme for use in isolated AC-DC and DC-DC
SMPC digital power converters, previously outlined in [18]. It
addresses the aforementioned drawbacks and enables the use of
primary side control of the power converter. Serial transmission
of the digitized error signal avoids opto-coupler aging issues.
It enables transmission of secondary side monitoring signals
to the primary side, and allows transmission of programmable
reference values and sample time instant control, from primary
to secondary. A dedicated data packet format is proposed which
includes checksum bits to protect against transmission errors.
Importantly the scheme requires only one pair of couplers to
achieve a bi-directional link.
This paper is organized as follows: Section II details the im-
plementation of the communications system within an isolated
SMPC and also details the design of the required DPWM and
digital controller. Section III details the design of the digital
communication system for bi-directional data transfer across the
isolation barrier. Section IV presents the experimental test and
results of the power converter, finally Section V details sum-
mary and conclusions.
II. POWER CONVERTER IMPLEMENTATION
With reference to Fig. 2, a system overview is given followed
by a brief description of the main blocks.
A. System Overview
The presented prototype system which implements the
proposed scheme consists of a forward switching converter
with a transformer as the principle isolation barrier (Fig. 2).
An ADC creates a digital representation of the output voltage
on the secondary side. The ADC reference is controlled by a
programmable voltage reference and therefore determines the
nominal output voltage of the SMPC. The ADC output value
is encoded and transmitted together with auxiliary signals to
the primary side by a pair of communication modules. A set
of digital couplers [19], [20] is necessary for bi-directional
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communication. On the primary side the decoded error voltage
value is decoded again and provided to the primary side digital
controller. The controller calculates the required duty cycle
value and for this work is implemented as a hardware PID-con-
troller. The duty cycle value is fed to a DPWMwhich generates
the switching signals for the primary side power stage. A high
clock frequency (50 MHz) is used for the digital circuits to
reduce latency through the communication block and digital
controller.
B. ADC
The digital output voltage, either as absolute or error value,
must be converted to a digital value to enable digital commu-
nication and control techniques. The comparison to the refer-
ence voltage can be done either analog using a comparator be-
fore the conversion or digitally after it. The power converter
application demands specific features from the ADC: the con-
version must be done with a low latency, i.e. the conversation
time should be a fraction of the switching period , to
avoid a significant impact on the control law .
At least one conversion per switching period must be supported
. The ADC resolution must be high enough to
achieve the required voltage resolution to avoid large voltage
ripples , where is the voltage
range of the ADC).
The demands can be most easily met by a flash type ADC
[21]. This type of ADC can convert a sample very quickly, there-
fore the name “flash” (low latency) and does not require any
cool-down time (i.e. high throughput). It only requires a start-of-
conversation signal to initiate the conversion. This signal can be
derived from the switching clock. Alternatively a fast pipeline
ADC can be used. This ADC type is now much more common
than the flash type which might not be available for modern de-
signs. However, the pipeline will introduce an additional sam-
pling delay which forces the ADC to sample the output voltage
much faster than the switching period. Only one of the multiple
samples per switching period can then be used.
In this work a specialized state-dependent ADC encoding
scheme [22] is utilized to reduce the number of ADC bits for the
data transmission. This minimizes the required coupler band-
width while still allowing a high effective ADC resolution.
C. Programmable Voltage Reference
The output voltage of the power converter can be made
adjustable by using a programmable voltage reference (PVR)
for the ADC. The voltage reference represents the nom-
inal output voltage and any change to it forces the controller
to adjust the power converter output to match it in order to
minimize the error voltage. This programmability would allow
one power supply to be used for different applications or to
switch between different voltage depending on the mode of op-
eration. The PVR should be able to switch between voltage
values quickly and must accept the requested voltage level as
digital value. This value can be transmitted from the primary
side as part of the digital bi-directional data stream.
The PVR can be seen as a digital-to-analog converter (DAC)
and therefore can be implemented by one. One possible imple-
mentation is the use of a delta-sigma modulator which modu-
lates a band-gap reference voltage [23]. For this work a dedi-
cated DAC chip AD5331 [24] together with a dedicated refer-
ence voltage were utilized.
A useful technique to support output voltage range greater
than the voltage range of the PVR is to scale down the output
voltage before it is compared to reference voltage . If the
ADC is designed for this new voltage range, then the ADC res-
olution is not affected. This technique was applied in this work,
where the output voltage range was doubled by dividing the
feedback line of by two. For this scenario represents
half the nominal output voltage.
D. Communication System
Both sides of the isolated power supply are connected by a
bi-directional digital communication system. The main task of
this communication system is to transfer the ADC value of the
output voltage from the secondary to the primary side as well
as control data from the primary to the secondary side of the
power plant. The system must be fast enough to transfer the
sampled ADC value inside one switching period. Because the
data stream is digital additional information can be easily ap-
pended to this main data. This auxiliary data can include error
signals like over-voltage protection, over-temperature protec-
tion and power failure and slow changing control data like the
value of the programmable voltage reference.
The communication system consists of two digital logic
blocks, one per side, and a bi-directional digital data coupler
connecting these blocks over the isolation barrier. The logic
blocks are required to en- and decode as well as to time the
digital signals before and after they are transmitted over the
couplers. In order to minimize the number of couplers the signal
clock is not transmitted on its own but must be recovered from
the data stream. If bandwidth allows it this can be achieved by
using Manchester encoding [25]. However, this work tries to
avoid the doubled bandwidth requirement of this encoding by
using a clock synchronizer on the secondary side. A detailed
description of the communication system is given in Section III.
E. Controller
Modern digital controller technology allows the possibility of
implementing more advanced control laws that would be con-
sidered impractical with standard analog circuits [13], [26]. Fur-
ther advantages are the programmability and the reduced sensi-
tivity to external influences as well as simpler implementation
and prototyping. However for demonstration purposes a second
order PID compensator is deemed to be sufficient for the ma-
jority of power control applications.
For this work a more general two-pole, two-zero compen-
sator has been designed using a standard zero-order-hold (ZOH)
approximation of the plant step response. This compensator is
given by the following time-domain difference equation:
(1)
where is the error value and the duty cycle. The time index
represents the current switching cycle and and the last
and second last switching cycle respectively. If required, extra
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Fig. 3. Format of the data packets.
degrees of freedom can be easily added by including more poles
and zeros to the discrete transfer function of the compensator.
F. DPWM
The DPWM produces a periodic pulse signal with the duty
cycle given by the controller. Like the ADC its resolution must
be high enough to avoid limit cycling [27], [28]. In particular,
its resolution must be higher than the ADC resolution to ensure
stable regulation. This work uses a FPGA-based DPWM specif-
ically designed for use with power converters [29].
III. COMMUNICATION SYSTEM
A full description of the proposed communication system,
i.e. the communication protocol and the implementation of the
system as well as the requirements and implementation of the
clock synchronization, is now given.
A. Communication Protocol Requirements
In order to achieve reliable transfer of serial data across the
isolation barrier, a robust communication protocol is required.
In the specific case of a power conversion application, several
specialized requirements must be met. Firstly, the communi-
cation protocol data rate must be fast enough to transfer the
error voltage data corresponding to the current switching pe-
riod, and it must allow sufficient time to calculate the duty cycle
for the next switching period. The protocol must also detect and
handle transmission errors [30] to prevent miscalculation of the
duty cycle. Dedicated signal lines for clock and auxiliary signals
must be avoided to minimize the number of required couplers.
As a result, the clock signal must be recovered from the trans-
mitted data signal [31]. Auxiliary signals are sent together with
the main data in one serial data packet. The data bits of these
signals must be split over several packets to meet bandwidth
limitations. Therefore the sequence of packets must be synchro-
nized to ensure correct reassembly on the receiving side. Finally,
the protocol must be flexible enough to allow for a start-up se-
quence to initiate communication at power-up.
Existing communication protocols published to date do not
satisfy all of these requirements. Commonly used protocols like
USB [32], [33] and [34] are bus-based to support several
receivers and are therefore too general and too complex for cost
effective, efficient power conversion implementation. Simpler
single-receiver protocols are more suitable but are not without
drawbacks. For example, the SPI [35] and other similar proto-
cols [14] are synchronous and require an additional dedicated
clock signal. In contrast, asynchronous protocols like UART
[11], [36] need to recover the clock on both sides.
B. Custom Protocol
A custom communication protocol has been designed and im-
plemented specifically for the application in a power converter
with bi-directional communication. This protocol is based on
two serial digital communication channels, one for each direc-
tion, which form one bi-directional channel. All main and auxil-
iary data are transmitted using this channel without the use of an
extra clock signal. The primary side is defined asMaster for all
communication aspects. In turn, the secondary side is the com-
munication Slave and will only react in response to the primary
side. Furthermore it has to synchronize its clock to the incoming
data stream. This allows the primary side receiver to sample sec-
ondary data without the need for synchronization.
The data is organized in pre-defined data packets as shown
by Fig. 3. This data packets contain the information in encoded
form together with forward error correction and protocol bits
(start-of-packet). The primary side packet includes the current
packet number as a 4-bit integer and one PVR bit as well
as one auxiliary (AUX) bit. The secondary side packet payload
consists of a 4-bit encoded representation of the ADC value as
well as one AUX bit. During the idle time between data packets
the primary side toggles the data line to help the secondary side
to hold clock synchronization. The secondary side itself drives
its data line high while idle to allow the primary side to detect a
broken connection. The start of each packet is indicated by one
bit which opposes the idle value, i.e. a non-toggled bit for the
primary and a low bit for the secondary side.
The 4-bit packet number allows for an enumeration of
(16) continuous packets which form a packet frame as shown
in Fig. 4. While the critical ADC value is transmitted in every
packet, the less important PVR and AUX data bits are spread
over several packets inside one frame. The 10-bit PVR value is
extended to 16-bit and to fit exactly into one frame. The packet
number is used to indicate the index of the currently trans-
mitted bit. This ensures the correct reassembly of the PVR value
on the secondary side. If required by the application the 6 re-
maining bits can be used for additional low-latency data or the
PVR resolution can be increased to up to 16 bit. However, if
a 8-bit PVR signal is sufficient, two PVR values can be trans-
mitted per frame, resulting in a doubled update rate of .
The AUX data is designed to be 4 bit long and therefore fits
exactly four times into one frame. The 2 LSBs of are therefore
used to index this vector. The resulting four sections are labeled
sub-frames and can itself be indexed by the 2 MSBs of .
C. Packet Timing
Both data packets are sent once per sampling period. The pri-
mary side packet is triggered by the loop controller which uses
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Fig. 4. Frame structure of the data packets.
Fig. 5. Timing of data packets including internal timing signals of the secondary side.
Fig. 6. Communication modules.
the same timing information used by the DPWM.When the sec-
ondary side detects the start of a new primary side packet it trig-
gers the ADC conversation. As soon the ADC value is ready, the
secondary side packet is assembled and transmitted to the pri-
mary side. The timing of this scheme is shown in Fig. 5.
The advantage of this timing scheme is that the primary
side logic can control the sampling instant of the ADC on the
secondary side. Sampling during the main switching transient
which would allow the switching noise to impact the ADC
value can therefore be avoided. The optimal sampling instant
occurs midway between the rising and falling edge of the
DPWM signal. This information is known a priori by the
primary side digital controller. It should be noted that the ADC
sample timing information cannot be encoded within the data
packets as digital data. The transmission latency to receive and
decode a digital value representing this information is too long
for cycle by cycle control.
D. Implementation
The communication protocol is implemented by a pair of
communication modules (Fig. 6) which enable the digital bi-di-
rectional data link between the primary and secondary side of
the power converter. These modules consist of serial data re-
ceiver and transmitter circuits and interfaces to auxiliary cir-
cuits. The interfacemodels synchronize incoming asynchronous
signals and ensure proper I/O timing, e.g. reading the ADC
value when valid. Synchronization of primary and secondary
side occurs by recovery of the primary side clock from the re-
ceived data. This is detailed in Section III-E.
The serial data transmitter and receiver are implemented by
serial shift registers and data packet encoders and decoders.
The primary and secondary transceiver blocks contain addi-
tional sub-modules for timing control, error correction, packet
detection and packet counting. The primary-to-secondary
and secondary-to-primary transceivers are shown in Fig. 7
and Fig. 8, respectively. It should be noted that while both
transceivers consist of very similar sets of blocks the internal
configuration of these blocks can differ significantly. These
blocks and their functions are now summarized:
The output shift register and input shift register are serial
shift registers and perform the parallel-to-serial and serial-to-
parallel conversion required by the transceivers respectively.
The shifting and loading of the data bits is controlled by the
timing controller.
The encoder block encodes the data signals into the form
needed for transmission. Forward error correction bits are added
for data integrity. The corresponding decoder block on the other
side decodes this data back to original form and corrects/detects
errors using the forward error correction bits.
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Fig. 7. Schematic of the primary side transceiver.
Detected errors are stored in the error register and only reset
after the current packet, frame or sub-frame depending on the
error type.
The clock recovery block synthesises the primary side clock
signal from the incoming data. It is discussed in more detail in
Section III-E.
A packet detector listens on the data stream and produces a
one-clock cycle pulse if the start of a new packet is detected.
A central timing controllermodule controls the correct timing
of all other modules. In this work this is implemented as a state
machine.
The packet counter block stores the current packet number.
This block is a 4-bit counter on the primary side which incre-
ments its value for every packet. On the secondary side this is a
simple 4-bit register which stores the incoming packet number.
E. Clock Synchronization
Both sides of the isolated power converter do not share a
common clock but instead both have their own clock generator.
While the generated clock signals can have an identical nom-
inal frequency, their phase relationship is undefined. Small dif-
ferences in the actual frequencies will result in the phase differ-
ence drifting. To ensure proper bi-directional communication,
at least one side has to synchronize its clock to the clock on the
other side. As stated, the proposed design defines the primary
side as Master and avoids the requirement for a dedicated clock
channel. Therefore clock synchronization is required on the sec-
ondary side.
Clock synchronization can be achieved using a phase-locked
loop (PLL) [37]. While this approach results in a closely
matched clock frequency and phase, it requires additional
non-trivial analog circuitry. This overhead is avoided in this
work by utilizing a state-machine based clock synthesiser.
This state machine (SM) implementation is similar to that used
for low- and medium-speed USB devices [38]. The SM clock
frequency is four times higher then the nominal frequency of
the “to be synthesized” clock. The incoming data stream is four
times oversampled and the corresponding clock is recovered
by tracking the data edges. As long the clock phase difference
is relatively small, the SM passes through four states for each
of the two possible binary values 0 and 1. The synthesized
clock is a registered SM output signal of these states. It is set
high in the inner two states and set low in the outer two. If the
incoming clock is faster or slower than the synthesized clock,
i.e. the data edges are arriving earlier or later than expected,
only three or five states are used for the current bit. This is to
shorten or prolong the current clock period respectively.
It should be noted that this method requires signal edges to
appear frequently to avoid the synthesized clock drifting. Other
applications like USB include stuff bits every six data bits to
enforce signal edges and provide a start sequence in front of
every packet to allow the clock synthesiser to achieve lock [39].
For this power supply scheme, only short data packets are
transmitted which minimizes this risk and because the primary
side constantly toggles the signal between packets, the lock is
maintained.
Signal edges can also be enforced by using a wire encoding
such as Manchester code which embeds a signal edge in every
bit. However this encoding doubles the bandwidth requirement
which can render it unusable for converters with high switching
frequencies. In applications where the data coupler provides this
extra bandwidth, this encoding can be added to improve clock
synchronization.
IV. EXPERIMENTAL RESULTS
The proposed scheme has been implemented and verified on
a custom-built isolated SMPC board and two separate Digilent
Spartan-3 FPGA boards (Fig. 9) which implement all digital
blocks of the primary and secondary side, including the con-
troller and DPWM. In this test setup the ADC conversion is
achieved with a dedicated 8-bit semi-flash ADC chip [40]. The
ADC encoding scheme mentioned in Section II-B compresses
the ADC value to 4 bit for transmission. The programmable
voltage reference is realized using a dedicated 10-bit digital-to-
analog converter (DAC) [24] which in turn uses a band-gap
reference. Both converters are connected to the secondary side
FPGA over parallel interfaces. To allow the comparison of mul-
tiple coupler technologies the SMPC board contains a set of
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Fig. 8. Schematic of the secondary side transceiver.
Fig. 9. Experimental setup. Top: custom SMPC board, Bottom left: primary
side FPGA, Bottom right: secondary side FPGA.
bi-directional optical [41], inductive [42] as well as capacitive
couplers [43].
The experimental setup successfully verifies the implemen-
tation of the bi-directional communication link. In Fig. 10 the
measured primary-to-secondary (P-S) and secondary-to-pri-
mary (S-P) packets are shown together with the primary side
master clock as well as the synchronized secondary clock, both
in the form of clock enable signals. These results correspond to
the packet format given by Fig. 3.
Fig. 11 depicts the delay between the primary-to-secondary
side (P-S) and the secondary-to-primary side (S-P) packets.
It can be seen that the S-P packet is sent as direct response of
the P-S packet. It also shows the optimized sampling position
by sending the primary-to-secondary packet at the middle of the
duty cycle signal. The same signals are shown with a lower time
resolution in Fig. 12 to verify the correct transmission of the
packet number (PCK_NUM) from the primary to the secondary
side.
The corresponding packet timing as defined by Fig. 5 is veri-
fied by Fig. 13. As soon the primary-to-secondary packet (P-S)
Fig. 10. Measured bi-directional communication. Below: packet,
above: packet.
Fig. 11. Measured delay between and packets.
Fig. 12. Measured packet numbering.
is detected (PCK_DETECT) the ADC conversion is triggered
(ADC_START). Directly after the ADC indicates the end of the
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Fig. 13. Measured internal timing signals on the secondary side.
Fig. 14. Measured step in PVR. The PVR value is updated after packet #15
(hF) is received.
conversion (ADC_END) the ADC value is read, encoded and
sent to the primary side (S-P).
The adjustment of the programmable voltage reference
(PVR) is shown in Fig. 14. For the results shown has
been compared with half of to support an output voltage
range twice of the voltage range of the PVR as described in
Section II-C. This leads to a twice as high as . After
the last packet of the frame is received by the
secondary side, the now fully assembled PVR value is provided
to the DAC. On receipt, the DAC adjusts the reference voltage
(V_PVR) to the new value over a period of 3 . The controller
interprets the resulting error as a step in the output voltage
(V_OUT) and regulates it to match the new nominal value. For
the experimental setup detailed, this takes approximately 128
.
The experimental results show proper operation of the
scheme on the test system at a switching frequency of 500 kHz.
The data rate of 12.5 MBit results in a transfer delay 1.6 ,
allowing 0.4 for the controller to calculate the new duty
cycle. The four auxiliary signals are transmitted bit-wise per
packet and therefore are updated only once every four packets,
i.e. every . The PVR value can be updated every
16 packets, i.e. every 32 . The scheme operates successfully
independent of the used coupler type. The tested couplers
provide a data bandwidth of 100 MBit which is sufficient for
switching frequencies up to 6.25 MHz. A specific coupler can
be chosen freely dependent on the application, distributor and
other requirements.
V. CONCLUSIONS
An efficient high speed bi-directional transmission scheme
for isolated digitally controlled isolated AC-DC and DC-DC
SMPCs was presented. The communications scheme proposed
enables primary side control of the isolated digital SMPC,
allowing effective start-up and a simple interface to pro-
grammable digital controllers. A key feature of this solution
is that the bi-directional communication is independent of
coupler gain and degradation and only the minimum number
of couplers is required. The same bi-directional interface can
also be used to transmit auxiliary signals. Detailed descriptions
of the primary and secondary side communication modules
are given and its operation was tested and verified using two
FPGA boards and a custom-built SMPC board. Future work is
focused on integrating a system control interface using PMBus
on the primary side.
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